The Community for Technology Leaders
2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2015)
Washington, DC, USA
May 5, 2015 to May 7, 2015
ISBN: 978-1-4673-7421-7
TABLE OF CONTENTS

Front matter (PDF)

pp. i-xii

Silent Simon: A threshold implementation under 100 slices (Abstract)

Aria Shahverdi , Worcester Polytechnic Institute, Worcester, MA 01609, USA
Mostafa Taha , Worcester Polytechnic Institute, Worcester, MA 01609, USA
Thomas Eisenbarth , Worcester Polytechnic Institute, Worcester, MA 01609, USA
pp. 1-6

Robust true random number generator using hot-carrier injection balanced metastable sense amplifiers (Abstract)

Mudit Bhargava , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
Kaship Sheikh , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
Ken Mai , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
pp. 7-13

Efficient and secure split manufacturing via obfuscated built-in self-authentication (Abstract)

Kan Xiao , Department of Electrical & Computer Engineering, University of Connecticut
Domenic Forte , Department of Electrical & Computer Engineering, University of Connecticut
Mark Mohammed Tehranipoor , Department of Electrical & Computer Engineering, University of Connecticut
pp. 14-19

Security analysis of index-based syndrome coding for PUF-based key generation (Abstract)

Georg T. Becker , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
Alexander Wild , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
Tim Guneysu , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
pp. 20-25

Exploiting resistive cross-point array for compact design of physical unclonable function (Abstract)

Pai-Yu Chen , School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, 85287-5706, USA
Runchen Fang , School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, 85287-5706, USA
Rui Liu , School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, 85287-5706, USA
Chaitali Chakrabarti , School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, 85287-5706, USA
Yu Cao , School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, 85287-5706, USA
Shimeng Yu , School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, 85287-5706, USA
pp. 26-31

A family of Schmitt-Trigger-based arbiter-PUFs and selective challenge-pruning for robustness and quality (Abstract)

Cheng Wei Lin , University of South Florida, 4202 East Fowler Avenue, Tampa, FL, USA
Swaroop Ghosh , University of South Florida, 4202 East Fowler Avenue, Tampa, FL, USA
pp. 32-37

Maximum-likelihood decoding of device-specific multi-bit symbols for reliable key generation (Abstract)

Meng-Day Yu , Verayo, Inc., San Jose, CA, USA
Matthias Hiller , Institute for Security in Information Technology / Technische Universität München, Germany
Srinivas Devadas , CSAIL / MIT, Cambridge, MA, USA
pp. 38-43

A practical DPA on Grain v1 using LS-SVM (Abstract)

Abhishek Chakraborty , Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur
Bodhisatwa Mazumdar , Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur
Debdeep Mukhopadhyay , Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur
pp. 44-47

FPGA SoC architecture and runtime to prevent hardware Trojans from leaking secrets (Abstract)

Gedare Bloom , George Washington University, Washington, DC
Bhagirath Narahari , George Washington University, Washington, DC
Rahul Simha , George Washington University, Washington, DC
Ali Namazi , Intelligent Automation, Inc., Rockville, MD
Renato Levy , Intelligent Automation, Inc., Rockville, MD
pp. 48-51

A security-aware design scheme for better hardware Trojan detection sensitivity (Abstract)

Chongxi Bao , Dept. of ECE, University of Maryland, College Park
Yang Xie , Dept. of ECE, University of Maryland, College Park
Ankur Srivastava , Dept. of ECE, University of Maryland, College Park
pp. 52-55

Automatic obfuscated cell layout for trusted split-foundry design (Abstract)

Carlos Tadeo Ortega Otero , Computer Systems Laboratory, Cornell University, Ithaca, NY, U.S.A.
Jonathan Tse , Computer Systems Laboratory, Cornell University, Ithaca, NY, U.S.A.
Robert Karmazin , Computer Systems Laboratory, Cornell University, Ithaca, NY, U.S.A.
Benjamin Hill , Computer Systems Laboratory, Cornell University, Ithaca, NY, U.S.A.
Rajit Manohar , Computer Systems Laboratory, Cornell University, Ithaca, NY, U.S.A.
pp. 56-61

High precision fault injections on the instruction cache of ARMv7-M architectures (Abstract)

Lionel Riviere , Institut Mines-Télécom; Telecom ParisTech; CNRS LTCI
Zakaria Najm , Institut Mines-Télécom; Telecom ParisTech; CNRS LTCI
Pablo Rauzy , Institut Mines-Télécom; Telecom ParisTech; CNRS LTCI
Jean-Luc Danger , Institut Mines-Télécom; Telecom ParisTech; CNRS LTCI
Julien Bringer , SAFRAN Morpho
Laurent Sauvage , Institut Mines-Télécom; Telecom ParisTech; CNRS LTCI
pp. 62-67

Power analysis of the t-private logic style for FPGAs (Abstract)

Zachary N. Goddard , Worcester Polytechnic Institute, Worcester, MA 01609, USA
Nicholas LaJeunesse , Worcester Polytechnic Institute, Worcester, MA 01609, USA
Thomas Eisenbarth , Worcester Polytechnic Institute, Worcester, MA 01609, USA
pp. 68-71

TVVF: Estimating the vulnerability of hardware cryptosystems against timing violation attacks (Abstract)

Bilgiday Yuce , Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, USA
Nahid Farhady Ghalaty , Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, USA
Patrick Schaumont , Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, USA
pp. 72-77

Validation of RTL laser fault injection model with respect to layout information (Abstract)

Athanasios Papadimitriou , Univ. Grenoble Alpes, LCIS, F-26000, Valence, France
Marios Tampas , Univ. Grenoble Alpes, LCIS, F-26000, Valence, France
David Hely , Univ. Grenoble Alpes, LCIS, F-26000, Valence, France
Vincent Beroulle , Univ. Grenoble Alpes, LCIS, F-26000, Valence, France
Paolo Maistri , Univ. Grenoble Alpes, TIMA, F-38000 Grenoble, France, CNRS, TIMA, F-38000 Grenoble, France
Regis Leveugle , Univ. Grenoble Alpes, TIMA, F-38000 Grenoble, France, CNRS, TIMA, F-38000 Grenoble, France
pp. 78-81

Linear complementary dual code improvement to strengthen encoded circuit against hardware Trojan horses (Abstract)

Xuan Thuy Ngo , Institut MINES-TELECOM, TELECOM ParisTech, CNRS LTCI (UMR 5141)
Shivam Bhasin , Institut MINES-TELECOM, TELECOM ParisTech, CNRS LTCI (UMR 5141)
Jean-Luc Danger , Institut MINES-TELECOM, TELECOM ParisTech, CNRS LTCI (UMR 5141)
Sylvain Guilley , Institut MINES-TELECOM, TELECOM ParisTech, CNRS LTCI (UMR 5141)
Zakaria Najm , Institut MINES-TELECOM, TELECOM ParisTech, CNRS LTCI (UMR 5141)
pp. 82-87

Preventing fault attack on stream cipher using randomization (Abstract)

Shamit Ghosh , Indian Institute of Technology, Kharagpur
Dipanwita Roy Chowdhury , Indian Institute of Technology, Kharagpur
pp. 88-91

Post-layout estimation of side-channel power supply signatures (Abstract)

Sushmita Kadiyala Rao , Department of Computer Science and Electrical Engineering, University of Maryland, Baltimore County
Deepak Krishnankutty , Department of Computer Science and Electrical Engineering, University of Maryland, Baltimore County
Ryan Robucci , Department of Computer Science and Electrical Engineering, University of Maryland, Baltimore County
Nilanjan Banerjee , Department of Computer Science and Electrical Engineering, University of Maryland, Baltimore County
Chintan Patel , Department of Computer Science and Electrical Engineering, University of Maryland, Baltimore County
pp. 92-95

Template attack on masking AES based on fault sensitivity analysis (Abstract)

Qian Wang , Institute of Microelectronics, Tsinghua University, Beijing, 100084, China
An Wang , Institute of Microelectronics, Tsinghua University, Beijing, 100084, China
Liji Wu , Institute of Microelectronics, Tsinghua University, Beijing, 100084, China
Gang Qu , ECE Department, University of Maryland, College Park, Maryland, 20742, USA
Guoshuang Zhang , Science and Technology on Information Assurance Laboratory, Beijing 100072, China
pp. 96-99

Diagonal fault analysis of Gr⊘stl in dedicated MAC mode (Abstract)

Dhiman Saha , Crypto Research Lab, Department of Computer Science and Engineering, IIT Kharagpur, India
Dipanwita Roy Chowdhury , Crypto Research Lab, Department of Computer Science and Engineering, IIT Kharagpur, India
pp. 100-105

Neural network based attack on a masked implementation of AES (Abstract)

Richard Gilmore , Center for Secure Information Technologies, ECIT, Queen's University Belfast, Belfast, BT3 9DT, UK
Neil Hanley , Center for Secure Information Technologies, ECIT, Queen's University Belfast, Belfast, BT3 9DT, UK
Maire O'Neill , Center for Secure Information Technologies, ECIT, Queen's University Belfast, Belfast, BT3 9DT, UK
pp. 106-111

A DPA-resistant self-timed three-phase dual-rail pre-charge logic family (Abstract)

Nail Etkin Can Akkaya , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
Burak Erbagci , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
Raymond Carley , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
Ken Mai , Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh PA 15213, USA
pp. 112-117

Efficient 2nd-order power analysis on masked devices utilizing multiple leakage (Abstract)

Liwei Zhang , Department of Mathematics, Northeastern University, Boston, MA 02115
A. Adam Ding , Department of Mathematics, Northeastern University, Boston, MA 02115
Yunsi Fei , Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115
Pei Luo , Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115
pp. 118-123

Simulation and analysis of negative-bias temperature instability aging on power analysis attacks (Abstract)

Xiaofei Guo , Security Center of Excellence, Intel Corporation
Naghmeh Karimi , ECE Department, Rutgers University
Francesco Regazzoni , ALaRI - USI, Lugano, Switzerland
Chenglu Jin , New York University
Ramesh Karri , New York University
pp. 124-129

Achieving side-channel protection with dynamic logic reconfiguration on modern FPGAs (Abstract)

Pascal Sasdrich , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
Amir Moradi , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
Oliver Mischke , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
Tim Guneysu , Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, Germany
pp. 130-136

Evaluating the security of logic encryption algorithms (Abstract)

Pramod Subramanyan , Department of Electrical Engineering, Princeton University
Sayak Ray , Department of Electrical Engineering, Princeton University
Sharad Malik , Department of Electrical Engineering, Princeton University
pp. 137-143

GDS-II Trojan detection using multiple supply pad VDD and GND IDDQs in ASIC functional units (Abstract)

I. Wilcox , University of New Mexico
F. Saqib , Florida Institute of Technology
J. Plusquellic , University of New Mexico
pp. 144-150

Resilient hardware Trojans detection based on path delay measurements (Abstract)

Ingrid Exurville , CEA (Gardanne, France)
Loie Zussa , BRIGHTSIGHT(Delft, The Netherlands)
Jean-Baptiste Rigaud , EMSE (Gardanne, France)
Bruno Robisson , CEA (Gardanne, France)
pp. 151-156

Physically secure and fully reconfigurable data storage using optical scattering (Abstract)

Roarke Horstmeyer , Department of Electrical Engineering, California Institute of Technology, Pasadena, CA 91125, USA
Sid Assawaworrarit , Department of Electrical Engineering, California Institute of Technology, Pasadena, CA 91125, USA
Ulrich Ruhrmair , Technische Universität München, Arcisstr. 21, 80333 München, Germany
Changhuei Yang , Department of Electrical Engineering, California Institute of Technology, Pasadena, CA 91125, USA
pp. 157-162

Toward automatic proof generation for information flow policies in third-party hardware IP (Abstract)

Mohammad-Mahdi Bidmeshki , Department of Electrical Engineering, The University of Texas at Dallas
Yiorgos Makris , Department of Electrical Engineering, The University of Texas at Dallas
pp. 163-168
93 ms
(Ver 3.3 (11022016))