Approximation Approach for Timing Jitter Characterization in Circuit Simulators

Related Articles

• Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS
  Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)
• Worst case timing jitter and amplitude noise in differential signaling
  Quality Electronic Design, International Symposium on
• Approximation approach for timing jitter characterization in circuit simulators
  Design, Automation & Test in Europe Conference & Exhibition
• Approximation approach for timing jitter characterization in circuit simulators
  Design, Automation & Test in Europe Conference & Exhibition
• Data Dependent Jitter (DDJ) Characterization Methodology
  20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
• A New Approach for Computation of Timing Jitter in Phase Locked Loops
  Design, Automation & Test in Europe Conference & Exhibition
• Approximation approach for timing jitter characterization in circuit simulators
  Design, Automation & Test in Europe Conference & Exhibition
• Analysis and control of timing jitter in digital logic arising from noise voltage sources
  Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93
• Worst-Case Estimation for Data-Dependent Timing Jitter and Amplitude Noise in High-Speed Differential Link
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• The Jitter Model for Metastability and its Application to Redundant Synchronizers
  IEEE Transactions on Computers