Proceedings. 21st VLSI Test Symposium, 2003.
Download PDF

Abstract

The authors propose the reuse of on-chip networks for the test of core-based systems that use this platform. Two possibilities of reuse are proposed and discussed with respect to test time minimization. An algorithm exploiting network characteristics to reduce test time is presented. Experimental results show that the parallelization capability of the network can be exploited to reduce the system test time, whereas area and pin overhead are strongly minimized.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles