VLSI Design, International Conference on
Download PDF

Abstract

In this paper, we use circuit simulations to characterize the effects of technology scaling on the metastability parameters of CMOS latches used as synchronizers. We perform this characterization by obtaining a synchronization error probability curve from a histogram of the latch delay. The main metastability parameters of CMOS latches are Tm and Tw. Tm is the exponential time constant of the rate of decay of metastability and Tw is effective size of metastability window at a normal propagation delay. Both parameters can be extracted from a histogram of the latch delay. This paper also explains a way to calibrate simulator for enough accuracy. Our simulations indicate that Tm scales better than the technology scale factor. Tw also scales down but its factor cannot be well estimated as that of Tm. This is because Tw is a complex function of signal and clock edge rate and logic threshold level.
Like what you’re reading?
Already a member?Sign In
Member Price
$11
Non-Member Price
$21
Add to CartSign In
Get this article FREE with a new membership!