International Conference on Parallel Computing in Electrical Engineering (PARELEC'00)
Download PDF

Abstract

This paper presents the architecture organization of a task adaptive reconfigurable high-performance computing system for parallel processing of data-flow tasks, The architecture of this reconfigurable system allows flexible distribution of uniform configurable resources (FPGA-based) between tasks, Each task corresponds to a specific Group Processor (GP) adapted for the task requirements. The paper discusses the method of selecting the optimal group processor configuration and mapping group processors on the field of configurable resources. The performance results of the first prototype of the ARGO-parallel computing system are presented.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!