Bridge Defects, Fault Models, Neural Networks, VHDL, CMOS I Cs, Fault Simulation, IP Blocks
Abstract
Abstract—This paper presents a new bridge fault model, suitable for IP blocks, that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it satisfies a prescribed set of bridge fault model criteria better than any existing approach. The new model computes bridged node voltages and propagation delay times with due attention to surrounding circuit elements. This is especially significant since, with the exception of full analog defect simulation, no other technique even attempts to model the delay effects of bridge defects. Yet, compared to these analog simulations, the new approach is several orders of magnitude faster and, for a 0.35u cell library, is able to compute bridged node voltages with an average error near 0.006 volts and propagation delay times with an average error near 14 ps. Furthermore, dealing with a concept that has not previously been considered in related research, the new model is validated with respect to deep-submicron technologies for limited gate-count circuit modules.
1. G. Singer, "The Future of Test and DFT," IEEE Design and Test of Computers, vol. 14, no. 3, pp. 11-14, July-Sept. 1997.
2. F.J. Ferguson, and T. Larrabee, "Test Pattern Generation for Realistic Bridge Fault Models in CMOS ICs," Proc. Int'l Test Conf., pp. 492-499, 1991.
3. F.J. Ferguson, and J.P. Shen, "A CMOS Fault Extractor for Inductive Fault Analysis," IEEE Trans. Computer-Aided Design, vol. 7, no. 11, pp. 1181-1194, Nov. 1988.
4. J.J.T. Sousa, F.M. Gonçalves, and J.P. Teixeira, "IC Defects-Based Testability Analysis," Proc. Int'l Test Conf., pp. 500-509, 1991.
5. M. Calha, M. Santos, F. Goncalves, and J.P. Teixeira, "Back Annotation of Physical Defects into Gate-Level, Realistic Faults in Digital
ICs," Proc. Int'l Test Conf., pp. 720-728, 1994.
6. M. Renovell, P. Huc, and Y. Bertrand, "CMOS Bridging Fault Modeling," Proc. 12th IEEE VLSI Test Symp., pp. 393-397, Apr. 1994.
7. G. Spiegel, "Fault Probabilities in Routing Channels of VLSI Standard Cell Designs," Proc. 12th IEEE VLSI Test Symp., pp. 340-347, Apr. 1994.
8. J.M. Acken, and S.D. Millman, "Fault Model Evolution for Diagnosis: Accuracy vs. Precision," Proc. IEEE Custom Integrated Circuits Conf., pp. 13.4.1-13.4.4, 1992.
9. C.F. Hawkins, J.M. Soden, A.W. Righter, and F.J. Ferguson, "Defect Classes—An Overdue Paradigm for CMOS IC Testing," Proc. Int'l Test Conf., pp. 413-425, 1994.
10. Y. Liao, and D.M.H. Walker, "Fault Coverage Analysis for Physically-Based CMOS Bridging Faults at Different Power
Supply Voltages," Proc. Int'l Test Conf., pp. 767-775, 1996.
11. S.D. Millman, and J.M. Acken, "Special Applications of the Voting Model for Bridging Faults," IEEE J. Solid-State Circuits, vol. 29,
no. 3, pp. 263-270, Mar. 1994.
12. R. Rodriguez-Montanes, J.A. Segura, V.H. Champac, J. Figueras, and J.A. Rubio, "Current vs. Logic Testing of Gate Oxide Short, Floating Gate and Bridging Failures
in CMOS," Proc. Int'l Test Conf., pp. 510-519, 1991.
13. H. Vierhaus, W. Meyer, and U. Glaser, "CMOS Bridges and Resistive Transistor Faults:
${\rm I_{DDQ}}$ versus Delay Effects," Proc. Int'l Test Conf., pp. 83-91, 1993.
14. A.D. Friedman, "Diagnosis of Short-Circuit Faults in Combinational Circuits," IEEE Trans. Computers, vol. 23, no. 7, pp. 746-752, July 1974.
15. K.C.Y. Mei, "Bridging and Stuck-At Faults," IEEE Trans. Computers, vol. 23, no. 7, pp. 720-727, July 1974.
16. M. Abramovici, and P.R. Menon, "A Practical Approach to Fault Simulation and Test Generation for Bridging Faults," IEEE Trans. Computers, vol. 34, no. 7, pp. 658-663, July 1985.
17. S.D. Millman, and J.M. Acken, "Special Applications of the Voting Model for Bridging Faults," IEEE J. Solid-State Circuits, vol. 29,
no. 3, pp. 263-270, Mar. 1994.
18. T. Lee, and I.N. Hajj, "A Switch-Level Matrix Approach to Transistor-Level Fault Simulation," Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 554-557, 1991.
19. R.E. Bryant, D. Beatty, K. Brace, K. Cho, and T. Sheffler, "COSMOS: A Compiled Simulator for MOS Circuits," Proc. ACM/IEEE Design Automation Conf., pp. 9-16, 1987.
20. V. Krishnaswamy, J. Casas, and T. Tetzlaff, "A Switch Level Fault Simulation Environment," Proc. 37th ACM/IEEE Design Automation Conf., pp. 780-785, 2000.
21. B. Chess, and T. Larrabee, "Logic Testing of Bridging Faults in CMOS Integrated Circuits," IEEE Trans. Computers, vol. 47, no. 3, pp. 338-345, Mar. 1998.
22. W. Chuang, and I.N. Hajj, "Fast Mixed-Mode Simulation for Accurate MOS Bridging Fault Detection," Proc. IEEE Int'l Symp. Circuits and Systems, pp. 1503-1506, 1993.
23. G.S. Greenstein, and J.H. Patel, "E-PROOFS: A CMOS Bridging Fault Simulator," Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 268-271, Nov. 1992.
24. A. Attarha, M. Nourani, and C. Lucas, "Modeling and Simulation of Real Defects Using Fuzzy Logic," Proc 37th ACM/IEEE Design Automation Conf., pp. 631-636, 2000.
25. M. Renovell, P. Huc, and Y. Bertrand, "CMOS Bridging Fault Modeling," Proc. 12th IEEE VLSI Test Symp., pp. 393-397, Apr. 1994.
26. K.J. Lee, and J.J. Tang, "Two Modeling Techniques for CMOS Circuits to Enhance Test Generation and Fault Simulation
for Bridging Faults," Proc. Fifth Asian Test Symp., pp. 165-170, 1996.
27. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, "Fault Injection into VHDL Models: The MEFISTO Tool," Proc. 24th Int'l Symp. Fault-Tolerant Computing, pp. 66-75, 1994.
28. T. Masters, Practical Neural Network Recipes in C++. San Diego, Calif.: Academic Press, 1993.
29. T. Masters, Advanced Algorithms for Neural Networks: A C++ Sourcebook. New York: John Wiley & Sons, 1995.
30. D. Rumelhart, and J. McClelland, Parallel Distributed Processing. Cambridge, Mass.: MIT Press, 1986.
31. K. Hornik, M. Stinchcombe, and H. White, "Multilayer Feedforward Networks Are Universal Approximators," Neural Networks, vol. 2,
no. 5, pp. 359-366, 1989.
32. D. Sylvester, and K. Keutzer, "Getting to the Bottom of Deep Submicron," Proc. Int'l Conf. Computer-Aided Design, pp. 203-211, 1998.
33. J.M. Rabaey, Digital Integrated Circuits: A Design Perspective. Upper Saddle River, N.J.: Prentice Hall, 1996.
34. J.A. Davis, V.K. De, and J.D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)—Part I: Derivation
and Validation," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 580-589, Mar. 1998.
35. P. Zarkesh-Ha, J.A. Davis, W. Loh, and J.D. Meindl, "Prediction of Interconnect Fan-Out Distribution Using Rent's Rule," Proc. ACM Int'l Workshop Systems-Level Interconnect Prediction, pp. 107-112, Apr. 2000.
36. F.J. Ferguson, and J.P. Shen, "Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis," Proc. Int'l Test Conf., pp. 475-484, 1988.
37. A. Jee, and F.J. Ferguson, "Carafe: An Inductive Fault Analysis Tool for CMOS VLSI Circuits," Proc. 11th IEEE VLSI Test Symp., pp. 92-98, 1993.
38. J.P. Shen, W. Maly, and F.J. Ferguson, "Inductive Fault Analysis of MOS Integrated Circuits," IEEE Design and Test of Computers, vol. 2,
no. 6, pp. 13-26, Dec. 1985.