Proceedings. 21st VLSI Test Symposium, 2003.
Download PDF

Abstract

We propose an SOC test scheduling method based on simulated annealing. In our method, the test scheduling is formulated as a two-dimensional bin packing problem (rectangle packing) and a data structure called a sequence pair is used to represent the placement of the rectangles. Simulated annealing is used to find the optimal test schedule by altering an initial sequence pair and changing the width of the core wrapper. We also propose a method of wrapper design for cores without internal scan chains. Experiments are conducted on ITC?02 benchmarks, showing that overall the proposed method provides better solutions compared to earlier methods.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles