Automatic Configuration Generation for FPGA Interconnect Testing

Related Articles

• NOVEL TECHNIQUE FOR BUILT-IN SELF-TEST OF FPGA INTERCONNECTS
  Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159)
• A Single-Configuration Method for Application-Dependent Testing of SRAM-based FPGA Interconnects
  2011 Asian Test Symposium
• Testing of Switch Blocks in Three-Dimensional FPGA
  2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
• Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects
  2016 IEEE 25th Asian Test Symposium (ATS)
• Localizing Open Interconnect Defects using Targeted Routing in FPGA?s
  2004 International Conferce on Test
• Bridging, transition, and stuck-open faults in self-testing CMOS checkers
  Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium
• Application-Dependent Testing of FPGA Interconnects
  Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems
• An Efficient Approach to Diagnosis of Wiring Interconnect Faults
  The 24th Southeastern Symposium on System Theory and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design
• Interconnect testing for bus-structured systems
  Proceedings ETC 93 Third European Test Conference
• Application-Dependent Testing of FPGA Interconnect Network
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems