Proceedings 13th IEEE VLSI Test Symposium
Download PDF

Abstract

Abstract: In this paper, we propose an entirely new Built-in Self Test scheme for high-level synthesis of data path architectures that makes use of the arithmetic blocks in the data path to generate test vectors and compact test responses. The paper employs state coverage to evaluate testability in an abstract level, and subsequently, use it to guide the synthesis of testable circuits.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!