|
Published Articles >> Table of Contents >> Abstract
17th International Conference on VLSI Design
p. 1001
Dynamic Noise Margin: Definitions and Model
Li Ding, The University of Michigan, Ann Arbor
Pinaki Mazumder, The University of Michigan, Ann Arbor
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261061
Send link to a friend
| Abstract |
|
Dynamic noise analysis is greatly needed in place of traditional static noise analysis due to the ever increasingly stringent design requirement for VLSI chips based on very deep submicron process technology. In this paper, we propose complete and self-consistent dynamic noise margin definitions to reduce the pessimism of conventional static noise margin based noise analysis. A simple and accurate dynamic noise margin model is then developed based on a new figure of merit, which is the ratio between the input noise duration and the sum of gate load capacitance and gate intrinsic capacitance. An efficient dynamic noise margin based noise analysis method is presented.
|
 Additional Information
|
Citation:
Li Ding, Pinaki Mazumder,
"Dynamic Noise Margin: Definitions and Model,"
vlsid,
p. 1001,
17th International Conference on VLSI Design,
2004
|
|
