Techniques for very low-voltage operation of continuous-time analog CMOS circuits

Jaime Ramirez-Angulo; Ramon Gonzalez-Carvajal; Antonio Lopez-Martin

doi:10.1109/ICVD.2004.1260900

VLSI Design, International Conference on

Techniques for very low-voltage operation of continuous-time analog CMOS circuits

Year: 2004, Pages: 39

DOI Bookmark: 10.1109/ICVD.2004.1260900

Authors

Jaime Ramirez-Angulo, New Mexico State University
Ramon Gonzalez-Carvajal, Escuela Superior de Ingenieros
Antonio Lopez-Martin, Universidad Publica

Abstract

In this paper some techniques for continuous-time operation of low-voltage analog CMOS circuits are revisited These are based on the utilization of static, dynamic and switched floating voltage sources, on floating and quasi-floating gate transistors and on a versatile cell denoted flipped voltage follower. Circuits based on these techniques operate with a single supply voltage close to a transistor's threshold voltage

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

High-voltage CMOS/DMOS interface dedicated for ultrasonic sensing
2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)
Flexible Ultra-Low-Voltage CMOS Circuit Design Applicable for Digital and Analog Circuits Operating below 300mV
2015 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Analog Design for Reuse - Case Study: Very Low-voltage DeltaSigma Modulator
Design, Automation & Test in Europe Conference & Exhibition
Charge-Recycling Voltage Domains for Energy-Efficient Low-Voltage Operation of Digital CMOS Circuits
Proceedings 21st International Conference on Computer Design
High Speed Ultra Low Voltage CMOS inverter
2008 IEEE Computer Society Annual Symposium on VLSI
A Multi-Functional Cell for CMOS Analog Applications in Low-Voltage
Proceedings. XII Symposium on Integrated Circuits and Systems Design
High-Voltage Stress Test Paradigms of Analog CMOS ICs for Gate-Oxide Reliability Enhancement
Proceedings 19th IEEE VLSI Test Symposium. VTS 2001
Exposing floating gate defects in analogue CMOS circuits by power supply voltage control testing technique
VLSI Design, International Conference on
Ultra low-voltage switched current mirror
2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems
On the design of low-voltage, low-power CMOS analog multipliers for RF applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Techniques for very low-voltage operation of continuous-time analog CMOS circuits

Authors

Abstract

Related Articles