Published Articles >> Table of Contents >> Abstract

16th International Conference on VLSI Design   p. 234
The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance
Li Ding, The University of Michigan
Pinaki Mazumder, The University of Michigan

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.1183143
Send link to a friend

Abstract
In this paper, we provide an analytical framework to study the inter-cell and intra-cell bit-line coupling when it is superimposed with the ground bounce effect and show how those noises impair the performance of SRAM. The impact of noises is expressed in term of a coupling noise degradation factor and a ground bounce degradation factor. We have used analytical techniques to reduce the governing nonlinear ordinary differential equations to some manageable form and have derived very simple formulas for those degradation factors. Experiments have shown that the results obtained using the derived simple formulas are in good agreement with HSPICE simulation.
Back to Top Additional Information
Citation:  Li Ding, Pinaki Mazumder, "The Impact of Bit-Line Coupling and Ground Bounce on CMOS SRAM Performance," vlsid, p. 234,  16th International Conference on VLSI Design,  2003