Path Delay Fault Test Generation for Standard Scan Designs Using State Tuples

In this work we propose a novel concept called state tuple to represent the states of lines in a circuit for the generation of two pattern tests.The proposed approach is described in detail for generating robust two pattern tests for path delay faults in standard scan designs.Using the proposed approach we also report experimental results of a test generator for robust path delay faults in standard scan designs.The results show that the test generator achieves high efficiency with reduced implementation complexity.