|
Published Articles >> Table of Contents >> Abstract
Second International Workshop on Real-Time Computing Systems and Applications (RTCSA'95)
p. 150
Performance comparison of real-time architectures using simulation
Heejo Lee, Dept. of Comput. Sci. & Eng., Pohang Inst. of Sci. & Technol., South Korea
K. Toda, Dept. of Comput. Sci. & Eng., Pohang Inst. of Sci. & Technol., South Korea
Jong Kim, Dept. of Comput. Sci. & Eng., Pohang Inst. of Sci. & Technol., South Korea
K. Nishida, Dept. of Comput. Sci. & Eng., Pohang Inst. of Sci. & Technol., South Korea
E. Takahashi, Dept. of Comput. Sci. & Eng., Pohang Inst. of Sci. & Technol., South Korea
Y. Yamaguchi, Dept. of Comput. Sci. & Eng., Pohang Inst. of Sci. & Technol., South Korea
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/RTCSA.1995.528765
Send link to a friend
| Abstract |
|
This paper presents a performance comparison of real-time system architectures. A discrete event-driven, task-based simulator is developed for evaluating the performance of parallel and distributed real-time systems. Real-time system components such as processor, network architectures, and scheduling policy are included in the simulator. Simulation results show that priority-based communication and scheduling are more suitable for real-time systems than FIFO-based. The strategy of having a dedicated processor, which produces no effect on task execution by scheduling and packet/interrupt handling, is proven to enhance schedulability and predictability. This paper suggests a method for finding an appropriate real-time architecture for users having real-time requirements through the performance prediction of real-time systems.
|
 Additional Information
|
Index Terms- parallel processing; distributed processing; real-time systems; performance evaluation; discrete event simulation; performance comparison; real-time architectures; simulation; discrete event-driven; task-based simulator; parallel computer systems; distributed real-time systems; processor; network architectures; scheduling policy; priority-based communication; dedicated processor; interrupt handling; schedulability; predictability; performance prediction
Citation:
Heejo Lee, K. Toda, Jong Kim, K. Nishida, E. Takahashi, Y. Yamaguchi,
"Performance comparison of real-time architectures using simulation,"
rtcsa,
p. 150,
Second International Workshop on Real-Time Computing Systems and Applications (RTCSA'95),
1995
|
|
