|
Published Articles >> Table of Contents >> Abstract
2001 Pacific Rim International Symposium on Dependable Computing
p. 63
Dependability Analysis of a Fault-Tolerant Processor
Cristian Constantinescu
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/PRDC.2001.992681
Send link to a friend
| Abstract |
|
Advances in semiconductor technology have improved the performance of integrated circuits, in general, and microprocessors, in particular, at a dazzling pace. Although, smaller transistor dimensions, lower power voltages and higher operating frequencies have significantly increased the circuit sensitivity to transient and intermittent faults. In this paper we present the architecture of a fault-tolerant processor and analyze its dependability with the aid of a generalized stochastic Petri net (GSPN) model. he effect of transient and intermittent faults is evaluated. It is concluded that fault-tolerance mechanisms, usually employed by custom designed systems, have to be integrated into commercial-off-the-shelf (COTS) devices, in order to mitigate the impact of higher rates of occurrence of the transient and intermittent faults.
|
 Additional Information
|
Citation:
Cristian Constantinescu,
"Dependability Analysis of a Fault-Tolerant Processor,"
prdc,
p. 63,
2001 Pacific Rim International Symposium on Dependable Computing,
2001
|
|
