Abstract
In this paper, the application of partitioning methods developed for the design of parallel processor arrays is examined for the parallel program generation. The target architecture is a system of digital signal processors (DSPs) with high bandwidth communication channels. The partitioning techniques are evaluated by means of a computationally intensive algorithm: the tomographic reconstruction method.