International Conference on Parallel Computing in Electrical Engineering (PARELEC'00)
Download PDF

Abstract

A new scheme for parallel process synchronization is presented. For expressing synchronization is presented. For expressing synchronization conditions and associated control flow in a process code an interrupt mechanism is used. As a result, a passive waiting can be easily avoided. Interrupts are triggered when a specified condition becomes true. The conditions can reflect the status of a parallel application. To define the application status processes assign values to “state” variables. The variables can be read by the conditions. Conditions encapsulate the code responsible for synchronization and they let a programmer to construct customized, application specific synchronization primitives.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!