Published Articles >> Table of Contents >> Abstract

Network Computing and Applications, Third IEEE International Symposium on (NCA'04)   pp. 215-222
A Novel Switch Architecture for High-Performance Computing and Signal Processing Networks
Satyen Sukhtankar, Rydal Research and Development, Rydal, PA
Diana Hecht, Rydal Research and Development, Rydal, PA
Warren Rosen, Drexel University, Philadelphia, PA

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/NCA.2004.1347780
Send link to a friend

Abstract
This paper describes a low-latency switch architecture for high performance packet-switched networks. The switch architecture is a combination of input buffers capable of avoiding head-of-line blocking and an internal switch interconnect capable of allowing different input ports to access a single output port simultaneously. The switch was designed for the RapidIO protocol, but will provide improved performance in other switched fabrics as well. OPNET Modeler was used to develop models of the proposed switch architecture and to evaluate the performance of the switch for three different network topologies. Models of two standard switch architectures were also developed and simulated for comparison.
Back to Top Additional Information
Citation:  Satyen Sukhtankar, Diana Hecht, Warren Rosen, "A Novel Switch Architecture for High-Performance Computing and Signal Processing Networks," nca, pp. 215-222,  Network Computing and Applications, Third IEEE International Symposium on (NCA'04),  2004