Abstract
A new solution to improve the testability of high resolution ΣΔ Analogue to Digital Converters (ΣΔ ADC's) using the quantizer input as test node is described. Both, the theory of the method and results from high level simulations for a 16 bit audio ADC example are presented. The analysis demonstrates the potential to reduce the computation overhead associated with test response analysis versus conventional techniques.