Advanced Search
CS Search Google Search
Subscribers, please login

Published Articles >> Table of Contents >> Abstract

First International Symposium on Quality of Electronic Design   p. 513
Quick On-Chip Self- and Mutual-Inductance Screen

Full Article Text: Download PDF of full textBuy this articleGet full text from IEEE Xplore

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2000.838940
Send link to a friend

Abstract
In this paper, based on simulations of top-level interconnects and CMOS devices of industrial 0.18 technology, the rules to screen out those inductive interconnects requiring more accurate RLC considerations, and the victim wires potentially having significant inductive noises are developed. The presented criteria constitute a tighter self-inductance screening rule than those found in previously published work. The 2x mutual-inductance screening rule is presented and verified. The differences in on-chip inductance consideration, the significant frequency of a trapezoidal pulse, and the circuit modeling of on-chip inductance are also discussed.
Additional Information
Index Terms- inductance screening, significant frequency, signal integrity, inductive coupling, and inductive modeling

Citation:  Shen Lin, Norman Chang, Sam Nakagawa, "Quick On-Chip Self- and Mutual-Inductance Screen," isqed, p. 513,  First International Symposium on Quality of Electronic Design,  2000

Similar Articles

Abstract Contents
Abstract
Index Terms
Citation




Free access to

  • Abstracts
  • Selected PDFs

Electronic subscribers login to:

  • Access HTML/PDFs of full text articles

Subscription information

Get a Web account

PDFs require Adobe Acrobat Reader.

Peer Review Notice

Give us Feedback