Abstract
This paper illustrates a modification to a basic Phase Locked Loop (PLL) topology aimed at compensating the effects of loop latency. The technique, developed to address the performance degradation observed in high latency PLL topologies as is the case of Viterbi based decision directed Read Channel timing recovery, is readily applicable to digital baseband communication receivers.