|
Published Articles >> Table of Contents >> Abstract
31st Annual International Symposium on Computer Architecture (ISCA'04)
p. 212
Adaptive Cache Compression for High-Performance Processors
Alaa R. Alameldeen, University of Wisconsin-Madison
David A. Wood, University of Wisconsin-Madison
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISCA.2004.1310776
Send link to a friend
| Abstract |
|
Modern processors use two or more levels of cache memories to bridge the rising disparity between processor and memory speeds. Compression can improve cache performance by increasing effective cache capacity and eliminating misses. However, decompressing cache lines also increases cache access latency, potentially degrading performance. In this paper, we develop an adaptive policy that dynamically adapts to the costs and benefits of cache compression. We propose a two-level cache hierarchy where the L1 cache holds uncompressed data and the L2 cache dynamically selects between compressed and uncompressed storage. The L2 cache is 8-way set-associative with LRU replacement, where each set can store up to eight compressed lines but has space for only four uncompressed lines. On each L2 reference, the LRU stack depth and compressed size determine whether compression (could have) eliminated a miss or incurs an unnecessary decompression overhead. Based on this outcome, the adaptive policy updates a single global saturating counter, which predicts whether to allocate lines in compressed or uncompressed form. We evaluate adaptive cache compression using full-system simulation and a range of benchmarks. We show that compression can improve performance for memory-intensive commercial workloads by up to 17%. However, always using compression hurts performance for low-miss-rate benchmarks-due to unnecessary decompression overhead-degrading performance by up to 18%. By dynamically monitoring workload behavior, the adaptive policy achieves comparable benefits from compression, while never degrading performance by more than 0.4%.
|
 Additional Information
|
Citation:
Alaa R. Alameldeen, David A. Wood,
"Adaptive Cache Compression for High-Performance Processors,"
isca,
p. 212,
31st Annual International Symposium on Computer Architecture (ISCA'04),
2004
|
|
