|
Published Articles >> Table of Contents >> Abstract
31st Annual International Symposium on Computer Architecture (ISCA'04)
p. 124
SMTp: An Architecture for Next-generation Scalable Multi-threading
Mainak Chaudhuri, Cornell University, Ithaca, NY
Mark Heinrich, University of Central Florida
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISCA.2004.1310769
Send link to a friend
| Abstract |
|
We introduce the SMTp architecture-an SMT processor augmented with a coherence protocol thread context, that together with a standard integrated memory controller can enable the design of (among other possibilities) scalable cache-coherent hardware distributed shared memory (DSM) machines from commodity nodes. We describe the minor changes needed to a conventional out-of-order multi-threaded core to realize SMTp, discussing issues related to both deadlock avoidance and performance. We then compare SMTp performance to that of various conventional DSM machines with normal SMT processors both with and without integrated memory controllers. On configurations from 1 to 32 nodes, with 1 to 4 application threads per node, we find that SMTp delivers performance comparable to, and sometimes better than, machines with more complex integrated DSM-specific memory controllers. Our results also show that the protocol thread has extremely low pipeline overhead. Given the simplicity and the flexibility of the SMTp mechanism, we argue that next-generation multi-threaded processors with integrated memory controllers should adopt this mechanism as a way of building less complex high-performance DSM multiprocessors.
|
 Additional Information
|
Citation:
Mainak Chaudhuri, Mark Heinrich,
"SMTp: An Architecture for Next-generation Scalable Multi-threading,"
isca,
p. 124,
31st Annual International Symposium on Computer Architecture (ISCA'04),
2004
|
|
