Advanced Search
CS Search Google Search
Subscribers, please login

Published Articles >> Table of Contents >> Abstract

International Parallel and Distributed Processing Symposium (IPDPS'03)   p. 12a
Miss Penalty Reduction Using Bundled Capacity Prefetching in Multiprocessors

Full Article Text: Download PDF of full textBuy this articleGet full text from IEEE Xplore

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IPDPS.2003.1213088
Send link to a friend

Abstract
The capacity prefetching strategy proposed in this paper is built on the assumption that prefetching is more beneficial for reducing capacity and cold misses, than for reducing communication misses. We propose a simple scheme for detecting the most frequent communication misses and suggest that prefetching should be avoided for those. We also suggest a simple strategy for reducing the address traffic while retrieving many sequential cache lines called bundling. The two new strategies result in a lower miss rate for all studied applications, while the average amount of address traffic is reduced compared with the same application run with no prefetching.
Additional Information

Citation:  Dan Wallin, Erik Hagersten, "Miss Penalty Reduction Using Bundled Capacity Prefetching in Multiprocessors," ipdps, p. 12a,  International Parallel and Distributed Processing Symposium (IPDPS'03),  2003

Similar Articles

Abstract Contents
Abstract
Citation




Free access to

  • Abstracts
  • Selected PDFs

Electronic subscribers login to:

  • Access HTML/PDFs of full text articles

Subscription information

Get a Web account

PDFs require Adobe Acrobat Reader.

Peer Review Notice

Give us Feedback