Principle Hessian Direction based parameter reduction with process variation

Alex Mitev; Michael Marefat; Dongsheng Ma; Janet M. Wang

doi:10.1109/ICCAD.2007.4397336

2007 IEEE/ACM International Conference on Computer Aided Design

Principle Hessian Direction based parameter reduction with process variation

Year: 2007

DOI Bookmark: 10.1109/ICCAD.2007.4397336

Authors

Alex Mitev, Electrical Computer Engineering Department, University of Arizona, 1230 E. Speedway Tucson, 85721 U.S.A
Michael Marefat, Electrical Computer Engineering Department, University of Arizona, 1230 E. Speedway Tucson, 85721 U.S.A
Dongsheng Ma, Electrical Computer Engineering Department, University of Arizona, 1230 E. Speedway Tucson, 85721 U.S.A
Janet M. Wang, Electrical Computer Engineering Department, University of Arizona, 1230 E. Speedway Tucson, 85721 U.S.A

Abstract

As CMOS technology enters the nanometer regime, the increasing process variation is bringing manifest impact on circuit performance. In this paper, we propose a principle Hessian direction (PHD) based parameter reduction approach. This new approach relies on the impact of each parameter on circuit performance to decide whether keeping or reducing the parameter. Compared with the existing principle component analysis (PCA) method, this performance based property provides us a significantly smaller set of parameters after reduction. The experimental results also support our conclusions. In all cases, an average of 53% of reduction is observed with less than 3% error in the mean value and less than 8% error in the variation.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

A Model for Timing Errors in Processors with Parameter Variation
2007 IEEE International Symposium on Quality of Electronic Design
Performance-Oriented Statistical Parameter Reduction of Parameterized Systems via Reduced Rank Regression
Computer-Aided Design, International Conference on
Reducing the Complexity of VLSI Performance Variation Modeling Via Parameter Dimension Reduction
2007 IEEE International Symposium on Quality of Electronic Design
A statistical performance simulation methodology for VLSI circuits
Proceedings 1998 Design and Automation Conference. 35th DAC
Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection
2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)
Performance-oriented parameter dimension reduction of VLSI circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multiple-parameter CMOS IC testing with increased sensitivity for I/sub DDQ/
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Leakage and Process Variation Effects in Current Testing on Future CMOS Circuits
IEEE Design & Test of Computers
Principle Hessian Direction-based Parameter Reduction for Interconnect Networks With Process Variation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Global Vision Transformer Pruning with Hessian-Aware Saliency
2023 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR)

Principle Hessian Direction based parameter reduction with process variation

Authors

Abstract

Related Articles