Published Articles >> Table of Contents >> Abstract

2004 IEEE International Conference on Computer Design (ICCD'04)   pp. 200-203
Extending the Applicability of Parallel-Serial Scan Designs
Baris Arslan, University of California, San Diego
Ozgur Sinanoglu, University of California, San Diego
Alex Orailoglu, University of California, San Diego

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2004.1347922
Send link to a friend

Abstract
Although scan-based designs are widely used in order to reduce the complexity of test generation, test application time and test data volume are substantially increased. We propose two different methodologies for test cost reduction in scan-based designs. The first methodology improves on the Illinois Scan Architecture, aiming at reducing the high test cost of the test vectors that necessitate the serial test application mode. The second methodology employs on-chip serial transformations to generate an input stimulus that can be applied efficiently. The transformation-based methodology utilizes the proposed scan design to obtain the minimal cost input stimulus. The experimental results indicate that a substantial test cost reduction, reaching 90% levels, can be obtained.
Back to Top Additional Information
Citation:  Baris Arslan, Ozgur Sinanoglu, Alex Orailoglu, "Extending the Applicability of Parallel-Serial Scan Designs," iccd, pp. 200-203,  2004 IEEE International Conference on Computer Design (ICCD'04),  2004