Published Articles >> Table of Contents >> Abstract

2003 IEEE International Conference on Computer Design (ICCD'03)   p. 134
Dynamically Optimized Synchronous Communication for Low Power System on Chip Designs
Vikas Chandra, Carnegie Mellon University, Pittsburgh, PA
Gary Carpenter, IBM Austin Research Lab
Jeff Burns, IBM Austin Research Lab

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.1240885
Send link to a friend

Abstract
It is becoming necessary to have finer granularity and control of clock domains in System-on-Chip (SoC) designs for various reasons, power consumption being the primary consideration. In this work we have developed a mechanism to support frequency islands at the subsystem level. This paper describes a scheme for interconnecting and allowing synchronous communication between subsystems operating in different clock domains over a common synchronous bus interface. Our scheme provides a method to dynamically adjust the operating frequency of the source, target and the interconnecting bus during the synchronous communication while leaving other subsystems at their preferred operating frequencies. This scheme has a small overhead and results in significant power savings without a significant performance impact. When the bus utilization is less than 60%, our scheme results in an energy savings of 32-42%.
Back to Top Additional Information
Citation:  Vikas Chandra, Gary Carpenter, Jeff Burns, "Dynamically Optimized Synchronous Communication for Low Power System on Chip Designs," iccd, p. 134,  2003 IEEE International Conference on Computer Design (ICCD'03),  2003