|
Published Articles >> Table of Contents >> Abstract
10th International Symposium on High Performance Computer Architecture (HPCA'04)
p. 222
Reducing the Scheduling Critical Cycle Using Wakeup Prediction
Todd E. Ehrhart, University of Illinois at Urbana-Champaign
Sanjay J. Patel, University of Illinois at Urbana-Champaign
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/HPCA.2004.10016
Send link to a friend
| Abstract |
|
For highest performance, a modern microprocessor must be able to determine if an instruction is ready in the same cycle in which it is to be selected for execution. This creates a cycle of logic involving wakeup and select. However, the time a static instruction spends waiting for wakeup shows little dynamic variance. This idea is used to build a machine where wakeup times are predicted, and instructions executed too early are replayed. This form of self-scheduling reduces the critical cycle by eliminating the wakeup logic at the expense of additional replays. However, replays and other pipeline effects affect the cost of misprediction. To solve this, an allowance is added to the predicted wakeup time to decrease the probability of a replay. This allowance may be associated with individual instructions or the global state, and is dynamically adjusted by a gradient-descent minimum-searching technique. When processor load is low, prediction may be more aggressive — increasing the chance of replays, but increasing performance, so the aggressiveness of the predictor is dynamically adjusted using processor load as a feedback parameter.
|
 Additional Information
|
Citation:
Todd E. Ehrhart, Sanjay J. Patel,
"Reducing the Scheduling Critical Cycle Using Wakeup Prediction,"
hpca,
p. 222,
10th International Symposium on High Performance Computer Architecture (HPCA'04),
2004
|
|
