Advanced Search
CS Search Google Search
Subscribers, please login

Published Articles >> Table of Contents >> Abstract

28th Hawaii International Conference on System Sciences (HICSS'95)   p. 191
A three dimensional register file for superscalar processors

Full Article Text: Download PDF of full textGet full text from IEEE Xplore

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/HICSS.1995.375394
Send link to a friend

Abstract
The register file is a key datapath component of a superscalar microprocessor. Its access time is critical since it can impact cycle time. Its size can easily become a problem: superscalar microprocessors have a large number of ports (typically 10 for a three-scalar machine) and the size is quadratic in the number of ports. The "3D Register File " uses the area inherently consumed by the metal wires used for the word and bit lines for each cell to hide N sets of registers. Each set is logically a plane in the third dimension. The ability to access multiple planes can be used for register windows or for extra register sets for real time tasks or microtask switching. The data array of a 3D eight-window 10 ported register file is six times smaller than a flat register file. Access time is sped up by shortening bus lines and by sharing a large buffer between bit cells. The 3D register file has been implemented on two high performance superscalar processors and early silicon confirms our simulations.
Additional Information
Index Terms- microcomputers; performance evaluation; file organisation; memory architecture; data structures; three dimensional register file; superscalar processors; datapath component; superscalar microprocessor; access time; cycle time; superscalar microprocessors; three-scalar machine; 3D Register File; registers; multiple planes; register windows; extra register sets; real time tasks; microtask switching; data array; ported register file; flat register file; bus lines; large buffer; simulations

Citation:  M. Tremblay, B. Joy, K. Shin, "A three dimensional register file for superscalar processors," hicss, p. 191,  28th Hawaii International Conference on System Sciences (HICSS'95),  1995

Similar Articles

Abstract Contents
Abstract
Index Terms
Citation




Free access to

  • Abstracts
  • Selected PDFs

Electronic subscribers login to:

  • Access HTML/PDFs of full text articles

Subscription information

Get a Web account

PDFs require Adobe Acrobat Reader.

Peer Review Notice

Give us Feedback