|
Published Articles >> Table of Contents >> Abstract
Great Lakes Symposium on VLSI '98
p. 331
Timed Supersetting and the Synthesis of Telescopic Units
Luca Benini, Stanford University
Giovanni de Micheli, Stanford University
Antonio Lioy, Politecnico di Torino
Enrico Macii, Politecnico di Torino
Giuseppe Odasso, Politecnico di Torino
Massimo Poncino, Politecnico di Torino
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/GLSV.1998.665289
Send link to a friend
| Abstract |
|
In high-performance systems, variable-latency units are often employed to improve the average throughput when the worst-case delay exceeds the cycle time. Although such units have traditionally been hand-designed, recent results have shown that variable-latency units can be automatically generated. Unfortunately, the existing synthesis procedure has limited applicability due to its computational complexity.In this work, we define and study an optimization problem, timed supersetting, whose solution is at the kernel of the procedure for automatic generation of variable-latency units. We contribute a new algorithm for solving timed supersetting in the most difficult case, that is, when the timing behavior of the circuits is expressed through an accurate delay model. The proposed solution overcomes the complexity limitation of previous approaches, and its robustness is experimentally demonstrated by obtaining high-throughput, variable-latency implementations for all the largest circuits in the {\rm Iscas'85} and Iscas'89 benchmark suites.
|
 Additional Information
|
Index Terms- Timing Analysis, Logic Synthesis, Pipelined Design
Citation:
Luca Benini, Giovanni de Micheli, Antonio Lioy, Enrico Macii, Giuseppe Odasso, Massimo Poncino,
"Timed Supersetting and the Synthesis of Telescopic Units,"
glsvlsi,
p. 331,
Great Lakes Symposium on VLSI '98,
1998
|
|
