A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA

Alireza Hodjat; Ingrid Verbauwhede

doi:10.1109/FCCM.2004.1

Previous
Next
Table of Contents

Proceedings. 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA

Year: 2004, Pages: 308-309

DOI Bookmark: 10.1109/FCCM.2004.1

Authors

Alireza Hodjat, University of California, Los Angeles
Ingrid Verbauwhede, University of California, Los Angeles

Abstract

This paper presents the architecture of a fully pipelined AES encryption processor on a single chip FPGA. By using loop unrolling and inner-round and outer-round pipelining techniques, a maximum throughput of 21.54 Gbits/s is achieved. A fast and area efficient composite field implementation of the byte substitution phase is designed using an optimum number of pipeline stages for FPGA implementation. A 21.54 Gbits/s throughput is achieved using 84 Block RAMs and 5177 Slices of a VirtexII-Pro FPGA with a latency of 31 cycles and throughput per area rate of 4.2 Mbps/Slice.