The Systolic Array Genetic Algorithm, An Example of Systolic Arrays as a Reconfigurable Design Methodology.

IEEE Symposium on FPGAs for Custom Computing Machines p. 260
The Systolic Array Genetic Algorithm, An Example of Systolic Arrays as a Reconfigurable Design Methodology.
I.M. Bland
G.M. Megson

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.1998.707907
Send link to a friend

Abstract
We advocate the use of systolic design techniques to create custom hardware for Custom Computing Machines. We have developed a hardware genetic algorithm based on systolic arrays to illustrate the feasibility of the approach. The architecture is independent of the lengths of chromosomes used and can be scaled in size to accommodate different population sizes. An FPGA prototype design can process 16 million genes per second.
Back to Top Additional Information
Citation: I.M. Bland, G.M. Megson, "The Systolic Array Genetic Algorithm, An Example of Systolic Arrays as a Reconfigurable Design Methodology.," fccm, p. 260, IEEE Symposium on FPGAs for Custom Computing Machines, 1998

	Advanced Search
CS Search Google Search