|
Published Articles >> Table of Contents >> Abstract
IEEE Symposium on FPGAs for Custom Computing Machines
p. 216
A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures
Alexandre F. Tenca, Oregon State University
Milos D. Ercegovac, University of California at Los Angeles
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.1998.707899
Send link to a friend
| Abstract |
|
This paper presents the organization of an arithmetic unit for variable long-precision (VLP) operands suitable for reconfigurable computing. The reconfigurable arithmetic coprocessor (RAC) cooperates with the host computer in the VLP tasks. The main design issues addressed in the paper are: (a) mapping of the most frequent and time consuming operations of the VLP arithmetic algorithms to RAC, and (b) design of VLP algorithms that allow reduced reconfiguration time between arithmetic operations. The VLP arithmetic algorithms proposed cover multiplication, division and square root. In this paper we present the main building blocks used in the VLP arithmetic circuits, show the similarities of each arithmetic operator and present area/time estimates of these circuits in Xilinx FPGAs.KEYWORD_LIST: long-precision, computer arithmetic, reconfigurable architecture
|
 Additional Information
|
Citation:
Alexandre F. Tenca, Milos D. Ercegovac,
"A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures,"
fccm,
p. 216,
IEEE Symposium on FPGAs for Custom Computing Machines,
1998
|
|
