|
Published Articles >> Table of Contents >> Abstract
Proceedings of The 26th EUROMICRO Conference (EUROMICRO'00) Volume I-Volume 1
p. 1100
Verification of Designs Containing Black Boxes
Wolfgang Gunther, Albert-Ludwigs-University
Nicole Drechsler, Albert-Ludwigs-University
Rolf Drechsler, Albert-Ludwigs-University
Bernd Becker, Albert-Ludwigs-University
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.2000.874621
Send link to a friend
| Abstract |
|
Often modern designs contain regions where the implementation of certain components is not (fully) known. These regions are called black boxes in the following. They occur e.g. if different designers work on a project in parallel or if IP cores are used. In this paper, an approach based on a symbolic representation of characteristic functions for verifying circuits with black boxes is presented. We show that by this method more faults can be detected than with pure binary simulation and symbolic simulation using BDDs, respectively, only. This results from the formulation of our algorithm that allows implications over the black box. Experimental results are given to show what parts of a design can be proven to be correct, if black boxes are assumed. Of course, the probability for the detection of a fault in general depends on the size of the unknown regions. However, fault injection experiments on benchmarks show that for many circuits even up to 90% of the faults are detected, even though large parts of the design are unspecified.
|
 Additional Information
|
Citation:
Wolfgang Gunther, Nicole Drechsler, Rolf Drechsler, Bernd Becker,
"Verification of Designs Containing Black Boxes,"
euromicro,
p. 1100,
Proceedings of The 26th EUROMICRO Conference (EUROMICRO'00) Volume I-Volume 1,
2000
|
|
