Advanced Search
CS Search Google Search
Subscribers, please login

Published Articles >> Table of Contents >> Abstract

24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98)   p. 10168
Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems

Full Article Text: Download PDF of full textBuy this articleGet full text from IEEE Xplore

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.1998.711792
Send link to a friend

Abstract
The paper presents an approach to process scheduling for embedded systems. Target architectures consist of several processors and ASICs connected by shared busses. We have developed algorithms for process graph scheduling based on list-scheduling and branch-and-bound strategies. One essential contribution is in the manner in which information on process allocation is used in order to efficiently derive a good quality or optimal schedule. Experiments show the superiority of these algorithms compared to previous approaches like critical-path heuristics and ILP based optimal scheduling. An extension of our approach allows the scheduling of conditional process graphs capturing both data and control flow. In this case a schedule table has to be generated so that the worst case delay is minimized.
Additional Information

Citation:  Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa Doboli, Paul Pop, "Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems," euromicro, p. 10168,  24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98),  1998

Similar Articles

Abstract Contents
Abstract
Citation




Free access to

  • Abstracts
  • Selected PDFs

Electronic subscribers login to:

  • Access HTML/PDFs of full text articles

Subscription information

Get a Web account

PDFs require Adobe Acrobat Reader.

Peer Review Notice

Give us Feedback