|
Published Articles >> Table of Contents >> Abstract
24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98)
p. 10131
Pipeline Architecture of Specialized Reconfigurable Processors in FPGA Structures for Real-Time Image Pre-Processing
Kazimierz Wiatr, AGH Technical University of Cracow
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.1998.711787
Send link to a friend
| Abstract |
|
This article presents considerations concerning the choice of a multiprocessor unit architecture for fast realization of the tasks connected with initial processing of visual images. Basing on the earlier experience of the author within the scope of the real time systems, implementation in pipeline architecture of specialized hardware processor — assembled on the basis of FPGA programmable structures — was suggested. In particular, implementation of the following processor has been prepared: median filtration, convolution, look-up-table recording, logic processor, histogram count-up and morphological processors. Experimental work has also been done, in order to verify the concept assumed, whose results associated with delay times are included in the article. A structure of universal reconfigurable processor has been moreover offered. The works have been financed by the Polish Scientific Research Committee.
|
 Additional Information
|
Index Terms- Image processors, FPGAs, real-time systems, reconfigurable systems
Citation:
Kazimierz Wiatr,
"Pipeline Architecture of Specialized Reconfigurable Processors in FPGA Structures for Real-Time Image Pre-Processing,"
euromicro,
p. 10131,
24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98),
1998
|
|
