Advanced Search
CS Search Google Search
Subscribers, please login

Published Articles >> Table of Contents >> Abstract

Proceedings of the 22nd EUROMICRO Conference   p. 0600
Low-Power Embedded Microprocessor Design

Full Article Text: Download PDF of full textBuy this articleGet full text from IEEE Xplore

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.1996.546487
Send link to a friend

Abstract
Abstract: Low-power consumption has emerged as a very important issue in the design of integrated circuits in CMOS technology. The basic idea behind low-power RISC-like architectures is to reduce the number of executed instructions and clock cycles for the execution of a given task. In addition to these architectural issues, important power savings have been obtained by lowering the supply voltage, by pipelining, by adopting gated clock techniques as well as by using hierarchical memories.
Additional Information
Index Terms- microprocessor chips; low-power embedded microprocessor design; CMOS technology; low-power RISC-like architectures; clock cycles; power savings; gated clock techniques; hierarchical memories

Citation:  C. Piguet, T. Schneider, J.-M. Masgonty, C. Arm, S. Durand, M. Stegers, "Low-Power Embedded Microprocessor Design," euromicro, p. 0600,  Proceedings of the 22nd EUROMICRO Conference,  1996

Similar Articles

Abstract Contents
Abstract
Index Terms
Citation




Free access to

  • Abstracts
  • Selected PDFs

Electronic subscribers login to:

  • Access HTML/PDFs of full text articles

Subscription information

Get a Web account

PDFs require Adobe Acrobat Reader.

Peer Review Notice

Give us Feedback