An Energy-Efficient Network-on-Chip for a Heterogeneous Tiled Reconfigurable Systems-on-Chip

Related Articles

• X-Network: An Area-Efficient and High-Performance On-Chip Wormhole-Switching Network
  High Performance Computing and Communication & IEEE International Conference on Embedded Software and Systems, IEEE International Conference on
• An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip
  Parallel and Distributed Processing Symposium, International
• A high performance router with dynamic buffer allocation for on-chip interconnect networks
  2010 IEEE International Conference on Computer Design
• Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)
  Computer Architecture and High Performance Computing, Symposium on
• Breaking adaptive multicast deadlock by virtual channel address/data FIFO decoupling
  2009 2nd International Workshop on Network on Chip Architectures (NoCArc 2009)
• A Novel Pipelining Scheme for Network-on-Chip Router
  2009 Third International Symposium on Intelligent Information Technology Application
• Flexible parallel pipeline network-on-chip based on dynamic packet identity management
  2008 IEEE International Parallel & Distributed Processing Symposium
• Analysis of Network on Chip Based on Longtium SoC
  Embedded Software and Systems, International Conference on
• Implementing MVC Decoding on Homogeneous NoCs: Circuit Switching or Wormhole Switching
  2015 23rd Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)
• Application of Formal Methods for System-Level Verification of Network on Chip
  2011 IEEE Computer Society Annual Symposium on VLSI