Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems
Download PDF

Abstract

This paper proposes a new coding technique for single error correction and double error detection in computer memory systems. The number of 1?s in the parity check matrix for the proposed coding is fewer than all currently available codes for this purpose. This results in simplified encoding and decoding circuitry for error detection and correction.
Like what you’re reading?
Already a member?Sign In
Member Price
$11
Non-Member Price
$21
Add to CartSign In
Get this article FREE with a new membership!

Related Articles