Detecting and Locating Faults in VLSI Implementations of the Advanced Encryption Standard

Related Articles

• A Structure-independent Approach for Fault Detection Hardware Implementations of the Advanced Encryption Standard
  Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007)
• Round-level concurrent error detection applied to Advanced Encryption Standard
  2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems
• On the Propagation of Faults and Their Detection in a Hardware Implementation of the Advanced Encryption Standard
  Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors
• Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems
  2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)
• Low Cost Concurrent Error Detection for the Advanced Encryption Standard
  2004 International Conferce on Test
• Low cost concurrent error detection for the advanced encryption standard
  2004 International Conferce on Test
• Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard
  2006 21st IEEE International Symposium On Defect and Fault Tolerance in VLSI Systems
• A Parity Code Based Fault Detection for an Implementation of the Advanced Encryption Standard
  17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.
• Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard
  IEEE Transactions on Computers
• A lightweight high-performance fault detection scheme for the advanced encryption standard using composite fields
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems