Abstract
A new method for hierarchical fault simulation based on multi-level Decision Diagrams (DD) is proposed. We suppose that a register transfer (RT) level information along with gate-level descriptions for blocks of the RT level structure are available. DDs are exploited as a uniform model for describing circuits at these representation levels. The approach proposed allows to reduce time expenses Compared to the traditional gate-level fault simulation approach