A Tunneling Model for Gate Oxide Failure in Deep Sub-Micron Technology

Related Articles

• High quality MOSFETs with N/sub 2/O annealed thin TEOS gate oxide
  1993 International Symposium on VLSI Technology, Systems, and Applications
• Design of Deep Sub-Micron CMOS Circuits
  VLSI Design, International Conference on
• A fault model for switch-level simulation of gate-to-drain shorts
  Proceedings of 14th VLSI Test Symposium
• Gate-Oxide Early Life Failure Prediction
  26th IEEE VLSI Test Symposium (vts 2008)
• Modeling and Analysis of Gate Leakage in Ultra-thin Oxide Sub-50nm Double Gate Devices and Circuits
  Proceedings. 6th International Symposium on Quality Electronic Design
• Optimal Conditions for Boolean and Current Detection of Floating Gate Faults
  International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034)
• Feasibility of Current Measurements in Sub 0.25 micron VLSIs
  Defect Based Testing, IEEE International Workshop on
• On the modeling and testing of gate oxide shorts in CMOS logic gates
  1991 International Workshop on Defect and Fault Tolerance on VLSI Systems
• Modeling Gate Oxide Short Defects in CMOS Minimum Transistors
  Proceedings the Seventh IEEE European Test Workshop
• Gate oxide leakage and delay tradeoffs for dual-T/sub ox/ circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems