Design, Automation & Test in Europe Conference & Exhibition
Download PDF

Abstract

This paper presents a realizable RLMC1 reduction algorithm for extracted interconnect circuits based on two effective approaches: RL branch reduction and RC/LC node reduction. Our algorithm takes advantage of some structures existing extensively in interconnect circuits and hence has extremely fast execution time. It takes about 8 seconds to reduce a circuit of over 300,000 elements while maintaining 3% error and 75% element reduction ratio.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles