Introduction to Hardware Abstraction Layers for SoC

Sungjoo Yoo; Ahmed A. Jerraya

doi:10.1109/DATE.2003.10203

Design, Automation & Test in Europe Conference & Exhibition

Introduction to Hardware Abstraction Layers for SoC

Year: 2003, Volume: 2, Pages: 10336

DOI Bookmark: 10.1109/DATE.2003.10203

Authors

Sungjoo Yoo, TIMA Laboratory
Ahmed A. Jerraya, TIMA Laboratory

Abstract

In this paper, hardware abstraction layer is explained in the context of SoC design. First, HAL definition is given and the difference between HAL an other similar concepts are given. Existing HALs are examine. The role of HAL is explained for SoC design. Finally, a proposal of standar HAL is presented.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Towards a Robot Hardware Abstraction Layer (R-Hal) Leveraging the XBot Software Framework
2018 Second IEEE International Conference on Robotic Computing (IRC)
Hardware/software partitioning of operating systems [SoC applications]
Design, Automation & Test in Europe Conference & Exhibition
Verification Strategy for Integration 3G Baseband SoC
Design Automation Conference
Multi-Processor SoC Design Methodology Using a Concept of Two-Layer Hardware-Dependent Software
Design, Automation & Test in Europe Conference & Exhibition
Introduction to hardware abstraction layers for SoC
Design, Automation & Test in Europe Conference & Exhibition
Hardware Abstraction Layer as an SDN-enabler for Non-OpenFlow Network Equipment
2014 Third European Workshop on Software Defined Networks (EWSDN)
Introduction to hardware abstraction layers for SoC
Design, Automation & Test in Europe Conference & Exhibition
FPGA SoC architecture and runtime to prevent hardware Trojans from leaking secrets
2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
Introduction to hardware abstraction layers for SoC
Design, Automation & Test in Europe Conference & Exhibition
Service dependency graph: an efficient model for hardware/software interfaces modeling and generation for SoC design
2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05)

Introduction to Hardware Abstraction Layers for SoC

Authors

Abstract

Related Articles