

On-Chip Inductance Models: 3D or not 3D?[†]

Tao Lin

Michael W. Beattie

Lawrence T. Pileggi

Department of Electrical and Computer Engineering, Carnegie Mellon University

5000 Forbes Avenue, Pittsburgh, PA 15213, U.S.A.

Abstract

Full 3D lumped partial inductance models usually contain a tremendous amount of forward coupling terms. To reduce the complexity of simulation and analysis, a simplified model that excludes the forward coupling terms is often adopted in practice [3][4]. This paper addresses the question whether ignoring forward couplings is always an acceptable choice or if full 3D models are necessary in certain cases. We show that the significance of the forward coupling inductance depends on various aspects of the design.

1. Introduction

Accurate PEEC models for on-chip interconnects can be obtained via field-solution based three-dimensional capacitance and inductance extraction programs. However, unlike coupling for capacitance, inductance coupling between conductors decreases very slowly with distance. Therefore the full RCL PEEC models often have to include an order of magnitude more coupling elements than the RC models, thereby creating a daunting task for the subsequent simulation and optimization steps.

Note that the dominant portion of coupling inductance terms are due to *forward coupling* between non-parallel conductor segments, and in practice these terms are often removed for modeling simplicity and matrix sparsity[3][4]. With the forward coupling terms discarded, the coupling inductance terms only exist in the direction orthogonal to the direction of current, therefore we refer to this as a two-dimensional (2D) partial inductance model. (Note that the partial inductance of a uniform long wire grows superlinearly, therefore defining the 2D partial inductance model based on infinitely long wires will result in infinite unit length inductance values.)

Although it has been shown experimentally that for specific designs (shielded clock-trees) these simplified inductance models are able to produce results with satisfying accuracy[3], to date, no analysis has been performed on their general applicability.

[†] This work was supported in part by the Semiconductor Research Corporation (SRC) and a grant from Intel Corporation.

In this work we first analyze the magnitude of the forward coupling inductance between segments of long parallel wires under different current return situations. Analytical inductance formulas ([1][2]) are applied to derive the relative magnitude of forward coupling and self inductance terms. It is shown that the impact of the forward coupling terms largely depend on the actual current return paths. We conclude that due to the “dipole” effect, the forward coupling inductance is effectively negligible in the cases when the interconnect design causes all of the current to return from nearby parallel conductors -- e.g., extensively shielded busses and clock-trees. Error analysis of the 2D model vs. the full 3D model are performed analytically and demonstrated with coplanar examples (Fig. 1). The applicability and the limitation of the 2D linear model is addressed in the scenario of real on-chip interconnects.




Fig. 1: A parallel coplanar structure

References

- [1] F. Grover, *Inductance Calculations: Working Formulas and Tables*, Dover Publications, 1973
- [2] C. Hoer and C. Love, “Exact Inductance Equations for Rectangular Conductors with Applications to More Complicated Geometries”, *Journal of Research of the National Bureau of Standards*, vol. 69C, No. 2, April-June 1965
- [3] N. Chang, et. al., “Clocktree RLC Extraction with Efficient Inductance Modeling”, *Proc. Design Automation and Test Conference and Exhibition*, pp. 522-526, 2000
- [4] K. Gala, et. al, “On-chip Inductance Modeling and Analysis”, *Proc. Design Automation Conference*, pp. 63-68, 2000