Abstract
Efficient built-in and external test strategies are becoming essential in MicroElectroMechanical Systems (MEMS), especially for high reliability and safety critical applications. To be realistic however, internal and external test must be properly validated in terms of fault coverage. Fault simulation is hence likely to become a critical utility within the design flow. This paper will discuss methods for achieving test support based on the extension of tools and techniques currently being introduced into the mixed signal ASIC market.