Published Articles >> Table of Contents >> Abstract

Design, Automation and Test in Europe (DATE '00)   p. 27
Efficient Power Co-Estimation Techniques for System-on-Chip Design
Marcello Lajolo, Politecnico di Torino
Anand Raghunathan, NEC USA
Sujit Dey, University of California at San Diego
Luciano Lavagno, Università di Udine

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840011
Send link to a friend

Abstract
We present efficient power estimation techniques for HW/SW System-On-Chip (SOC) designs. Our techniques are based on concurrent and synchronized execution of multiple power estimators that analyze different parts of the SOC (we refer to this as co-estimation), driven by a system-level simulation master. We motivate the need for power co-estimation, and demonstrate that performing independent power estimation for the various system components can lead to significant errors in the power estimates, especially for control-intensive and reactive embedded systems.We observe that the computation time for performing power co-estimation is dominated by: (i) the requirement to analyze/simulate some parts of the system at lower levels of abstraction in order to obtain accurate estimates of timing and switching activity information, and (ii) the need to communicate between and synchronize the various simulators.Thus, a naive implementation of power co-estimation may be too inefficient to be used in an iterative design exploration framework. To address this issue, we present several acceleration (speedup) techniques for power co-estimation. The acceleration techniques are energy caching, software power macro-modeling, and statistical sampling. Our speedup techniques reduce the workload of the power estimators for the individual SOC components, as well as their communication/synchronization overhead.Experimental results indicate that the use of the proposed acceleration techniques results in significant (8X to 87X) speedups in SOC power estimation time, with minimal impact on accuracy. We also show the utility of our co-estimation tool to explore system-level power tradeoffs for a TCP/IP Network Interface Card sub-system and an automotive controller.
Back to Top Additional Information
Citation:  Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luciano Lavagno, "Efficient Power Co-Estimation Techniques for System-on-Chip Design," date, p. 27,  Design, Automation and Test in Europe (DATE '00),  2000