Abstract
This paper proposes a methodology for designing FPGAs able to self-detect the occurrence of hardware failures, integrated in a standard, industrial design .ow. The approach improves the results proposed in the past, by de.ning a testing environment which takes into account the peculiarities of FPGA platforms.