Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems
Download PDF

Abstract

This paper proposes a methodology for designing FPGAs able to self-detect the occurrence of hardware failures, integrated in a standard, industrial design .ow. The approach improves the results proposed in the past, by de.ning a testing environment which takes into account the peculiarities of FPGA platforms.
Like what you’re reading?
Already a member?Sign In
Member Price
$11
Non-Member Price
$21
Add to CartSign In
Get this article FREE with a new membership!

Related Articles