Analysis and Attenuation Proposal in Ground Bounce

Related Articles

• Test Generation for Maximizing Ground Bounce for Internal Circuitry with Reconvergent Fan-outs
  Proceedings 19th IEEE VLSI Test Symposium. VTS 2001
• Test Generation for Ground Bounce in Internal Logic Circuitry
  Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)
• Test Generation for Maximizing Ground Bounce Considering Circuit Delay
  Proceedings. 21st VLSI Test Symposium, 2003.
• Analysis and Optimization of Ground Bounce in Digital CMOS Circuits
  Proceedings 2000 International Conference on Computer Design
• IR Drop and Ground Bounce Awareness Timing Model
  IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05)
• Modeling the effect of ground bounce on noise margin
  Proceedings of International Test Conference
• A power gating scheme for ground bounce reduction during mode transition
  25th International Conference on Computer Design, ICCD 2007
• Analysis of Ground Bounce in Deep Sub-Micron Circuits
  Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)
• Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Ground bounce in digital VLSI circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems