A New Path Delay Test Scheme Based on Path Delay Inertia

Related Articles

• Accumulator-Based Testing Scheme for DSP Data Path
  Electrical and Control Engineering, International Conference on
• Compact Test Generation for Small-Delay Defects Using Testable-Path Information
  2009 Asian Test Symposium
• Improved Path Recovery in Pseudo Functional Path Delay Test Using Extended Value Algebra
  2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)
• Test vector generation for parametric path delay faults
  Proceedings of 1995 IEEE International Test Conference (ITC)
• Crosstalk Fault Detection for Interconnection Lines Based on Path Delay Inertia Principle
  14th Asian Test Symposium (ATS'05)
• Logic systems for path delay test generation
  Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference
• On test coverage of path delay faults
  VLSI Design, International Conference on
• Maximizing crosstalk-induced slowdown during path delay test
  2012 IEEE 30th International Conference on Computer Design (ICCD 2012)
• Deriving Logic Systems for Path Delay Test Generation
  IEEE Transactions on Computers
• Path Unselection for Path Delay Fault Test Generation
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems